Abstract

Elliptic Curve Cryptography (ECC), provides all public key cryptographic primitives like digital signatures and key agreement algorithms/protocols in a constrained applications such as wireless sensor networks and radio frequency identification networks (RFIDs). In order to achieve digital signatures and key agreements, point/scalar multiplication is necessary to perform. However, we demonstrate the hardware architecture of elliptic curve point multiplication for low area constrained applications over binary GF($2^{m}$) field with $m = 233$ bit field size. The lower area is achieved, by using single hybrid karatsuba multiplier for both squarer and multiplication computations. The novel architecture is modeled in Verilog (HDL) using Xilinx (ISE) design tool and synthesized for Virtex 7 field-programmable-gate-array (FPGA). Moreover, it achieves a maximum operational frequency of 157MHz and utilizes only 11849 FPGA slices.

1. Introduction

Elliptic Curve Cryptography (ECC) is proposed by Neal Koblitz [1] and Victor Miller [2] in 1985. ECC has been commercially accepted and adopted by many standardized organizations such as American National Standards Institute (ANSI) [3], Institute of Electrical and Electronics Engineering (IEEE) [4], International Organization for Standardization (ISO) [5] and National Institute of Standards and Technology (NIST) [6]. It gains popularity, due to provision of shorter key lengths as compared with other public key cryptosystems such as Rivest-Shamir-Adleman (RSA) [7]. A system, where cryptographic operations are involved, called cryptosystem [8].

Point multiplication (PM) is the basic building block in all ECC primitives (for digital signatures and for key exchange and agreement protocols) and is computationally more intensive part of any asymmetric curve based cryptosystem [9]. In order to perform PM, two types of fields are involved i.e., prime field GF(p) and 2) binary field GF($2^{m}$) [9]. However, binary field is particularly more attractive for hardware implementations [9]. Furthermore, each of these fields (prime and binary) can be implemented either by adopting affine coordinates or projective coordinates in polynomial basis (PB) or with normal basis (NB) representations. However, the projective coordinates are well suited to improve latency of the architecture [10] and PB representations provide efficient finite field (FF) multiplication [9].

For different cryptographic applications such as wireless sensor nodes, radio frequency identification networks (RFID), cloud computing and for high performances etc, various architectural approaches has been proposed to implement PM. Most of the commonly used architectural approaches are crypto processor [10]-[12], crypto coprocessor [13] and multi-core crypto processor [14]. A crypto processor is a programmable hardware, with a dedicated instruction set and it contains memory unit, control unit and an arithmetic unit [15]. Coprocessor, contains a host processor coupled with the crypto unit [16]. The host processor is used to control the crypto unit. In multi-core architectural approach, various cryptographic operations can be considered in parallel [15]. For further crypto architectural (crypto processors, coprocessors and multi-core crypto processors) details, interested readers can consult [15] and [16].

The performance of the entire crypto architecture is mainly depends upon its FF multiplier and inversion [17]. In recent research practices, the most commonly implemented multipliers are bit parallel [12], [17]-[19] and digit serial [10] and [20]. The bit parallel multipliers are used to achieve higher performances [18] whereas digit serial multipliers are used to achieve optimal throughput/area designs [20]. The bit parallel multipliers include, hybrid karatsuba multiplier, implemented in [12] and [18] and karatsuba Ofman multiplier, implemented in [17] and [19]. Moreover, digit serial multipliers can be implemented by varying digit sizes as implemented in [10] and [20]. Longer digit sizes results longer critical path delay and higher hardware cost [10]. Moreover, the cost of inversion can be reduced by
adopting projective coordinates with Itoh Tsuji algorithm [20]. The main purpose of this work is to develop an elliptic curve point multiplication (ECPM) crypto processor for low area applications. For proposed ECPM processor, we used PB representation as it performs efficient FF multiplications than NB. The NB representation is useful where frequent squaring’s are involved [20]. Furthermore, for polynomial multiplication we use bit parallel FF multiplier based on hybrid karatsuba multiplier. The hybrid karatsuba multiplier is also used in this work to compute squarer and inversion operations for ECPM over GF(2^193) with m = 233 bit field size. Finally, the proposed crypto processor (ECPM) is modeled in Verilog (HDL) using Xilinx ISE 14.2 and synthesized over newer Virtex 7 (xc7vx690t-3fg1930) field-programmable-gate-array (FPGA) for results.

The rest of this paper is organized as follows: Section 2, provides elliptic curve cryptography. Security strength of elliptic curves are further discussed in Section 3. Section 4, presents the point multiplication operation. Section 5, describes the finite field arithmetic operations over GF(2^m) field. The proposed hardware architecture is further discussed in Section 6 whereas implementation results are provided in Section 7. Finally, Section 8 concludes the article.

2. Elliptic curve cryptography (ECC)

As shown in introductory part of this article that, two types of fields are generally involved to implement elliptic curves i.e., prime field GF(p) and binary fields GF(2^m) [9]. Prime field is best suited for software implementations whereas binary field is suitable for hardware implementations [9]. However, binary field is selected in this work and it can be implemented either by using:

- supersingular elliptic curves
- or non-supersingular elliptic curves

Supersingular elliptic curves define a special class of curves with some special properties which makes it unstable for cryptography [9]. However, the non-supersingular elliptic curves are considered as more secure and is defined by the curve constant parameters a, b \in GF(2^m) with b \neq 0, consists of the set of points P = (x, y), where x, y \in GF(2^m), satisfying the Equation (1) [9]:

\[ E: y^2 + xy = x^3 + ax^2 + b \] (1)

For GF(2^m), a Lopez Dahab projective form of non-singular elliptic curve (presented in Equation 1) is defined as a set of points P(X:Y:Z), satisfying the following Equation (2) [9]:

\[ E: Y^2 + XYZ = X^3 + ax^2Z^2 + bZ^4 \] (2)

In Equation (2), the variables ‘X’, ‘Y’ and ‘Z’ are the Lopez Dahab projective elements of point P(X:Y:Z) where Z \neq 0, ‘a’ and ‘b’ are the curve constants with b \neq 0. For, complete mathematical formulations and constructions of Equation (1) and Equation (2), interested readers can consult [9].

2.1 Hierarchical model of ECC

The typical hierarchy of ECC is organized into four different layers as shown in Figure 1. The top most layer is commonly known as protocol layer and it consists of elliptic curve digital signature algorithm (ECDSA) [21], elliptic curve diffie hellman (ECDH) [22] and elliptic curve integrated encryption scheme (ECIES) [23]. The ECDSA algorithm is used for key authentication whereas ECDH protocol is used for key establishment and agreement between server and client over the network. Moreover, ECIES protocol is used for message encryption and decryption. Simply, protocol defines the set of rules to achieve security.

The protocol layer is completely rely on the ECPM layer. ECPM defines the Q = k times P, where ‘P’ and ‘Q’ are the initial and final points on the curve whereas ‘k’ is the size of underlying field and is mainly rely on the elliptic curve point addition (ECPA) and doubling (ECPD) operations. If P = (x_1, y_1) and Q = (x_2, y_2) are two distinct points on the defined elliptic curve then ECPA will be R = (x_r, y_r) = P + Q with P \neq Q. Similarly, ECPD will be, R = (x_r, y_r) = 2P = P + P. Moreover, ECPA and ECPD layer operations are computed using the most bottom arithmetic layer of ECC. The arithmetic layer consists of FF arithmetic operations (i.e., addition, multiplication, squarer and inversion).

![Figure 1: Hierarchical model of elliptic curves](image-url)
These arithmetic layer operations will be discussed later in this article (Section 5).

3. Security strength of ECC

The security strength of ECC mainly depends upon its discrete logarithmic problem (DLP) [9]. The elliptic curve discrete logarithmic problem (ECDLP) is solving the inverse operation to determine ‘k’ when initial point ‘P’ and PM \((Q = kP)\) are known. PM is based on solving the exponentions whereas its inverse i.e., solving logarithmic is harder than exponentions [24].

According to author’s best knowledge, there is no known common method (sub-exponential algorithm) to solve the ECDLP. This makes ECC, a most promising branch of public key cryptography (PKC) [25]. Moreover, ECC offers same level of security, compared with others such as traditional DLP based schemes [26]. In addition with security, ECC offers smaller key sizes and storage memory which results lower power consumptions and channel bandwidths over the network as compared with other PKC based cryptosystems such as RSA [9]. However, different security levels for symmetric and asymmetric (ECC, Diffie Hellman (DH) and RSA) cryptographic schemes are illustrated in Table 1.

Table 1: Different security levels for symmetric and asymmetric cryptographic schemes [26]

<table>
<thead>
<tr>
<th>Symmetric key size (bits)</th>
<th>Asymmetric key size (bits)</th>
<th>ECC</th>
<th>RSA &amp; DH</th>
</tr>
</thead>
<tbody>
<tr>
<td>80</td>
<td>160</td>
<td>1024</td>
<td></td>
</tr>
<tr>
<td>112</td>
<td>224</td>
<td>2048</td>
<td></td>
</tr>
<tr>
<td>128</td>
<td>256</td>
<td>3072</td>
<td></td>
</tr>
<tr>
<td>192</td>
<td>384</td>
<td>7680</td>
<td></td>
</tr>
<tr>
<td>256</td>
<td>521</td>
<td>15360</td>
<td></td>
</tr>
</tbody>
</table>

As shown in Table 1, column 1 presents the symmetric key size (different security levels) in terms of number of bits whereas column 2 shows the asymmetric key size (in bits). Additionally, column 2 is sub portioned into two more columns which presents the required key bits for corresponding ECC and RSA & DH based cryptosystems. To use RSA and DH to protect 128 bit symmetric keys, one should use 3072 bit parameters which is three times the size in use throughout the internet today [26]. For 128 bit equivalent security, ECC requires only 256 bits.

4. Point multiplication (PM) over GF(2^m)

In asymmetric curve based cryptosystems (such as ECC), the core operation is a PM. Multiple algorithms e.g., Double and Add [27], Montgomery [28] and Lopez Dahab [29] have been used in literature to implement PM. In order to compute PM, we have used the Lopez Dahab algorithm [29] and is presented here in Algorithm 1.

PM is defined as consider a base point ‘P’ and a large integer ‘k’ of the size of underlying field, then the PM (i.e., \(Q = kP\)) will be the addition of ‘k’ copies of point ‘P’ as in Equation (3):

\[
Q = kP = k(P + P + P + \ldots + P)
\]

Algorithm 1: Lopez Dahab Algorithm [29]

**Inputs:** \(P = (x_p, y_p) \in GF(2^m)\),

\(k \leftarrow (k_1, k_2, \ldots, k_3, k_0)\) where, \(k\) is j bit integer

**Output:** \(kP = (x_q, y_q)\)

Step 1: Affine to Lopez Dahab Conversion

1. \(X_1 \leftarrow (x_p)\)
2. \(Z_1 \leftarrow 1\)
3. \(Z_2 \leftarrow (X_1)^2\)
4. \(X_2 \leftarrow (Z_2)^2\)
5. \(X_2 \leftarrow (x + b)\)

Step 2: Point Multiplication (PM)

\[\begin{align*}
&for \text{ int } i = j - 2 \text{ down to } 0 \text{ do } \\
&1. \ V_1 \leftarrow (x_2Z_2) \\
&2. \ V_2 \leftarrow (x_2Z_4) \\
&3. \ V_3 \leftarrow (x_1Z_2) \\
&4. \ V_4 \leftarrow (Z_2)^2 \\
&5. \ V_5 \leftarrow (V_1V_2) \\
&6. \ V_6 \leftarrow (V_4V_2) \\
&7. \ V_7 \leftarrow (x_2V_2) \\
&8. \ V_8 \leftarrow (V_1V_4) \\
&9. \ V_9 \leftarrow (x_2Z_4) \\
&10. \ V_{10} \leftarrow (V_1V_2) \\
&11. \ V_{11} \leftarrow (V_1Z_2) \\
&12. \ V_{12} \leftarrow (x_1Z_2) \\
&13. \ V_{13} \leftarrow (Z_2)^2 \\
&14. \ V_{14} \leftarrow (x_1V_2) \\
&15. \ V_{15} \leftarrow (V_1 + R_3) \\
&\text{if } (i = 0 \text{ and } k_i = 1) \\
&\text{swap}(X_1, X_2), \text{ swap}(Z_1, Z_2) \\
&\text{end if} \\
&\text{end for} \\
&\text{Step 3: Lopez Dahab to Affine Conversion} \\
&1. \ V_1 \leftarrow \text{Inv}(Z_1) \\
&2. \ V_2 \leftarrow \text{Inv}(Z_2) \\
&3. \ V_3 \leftarrow \text{Inv}(x_2V_2) \\
&4. \ R_1 \leftarrow (x_2V_2) \\
&5. \ V_5 \leftarrow (x_2V_2) \\
&6. \ R_3 \leftarrow (x_2)^2 \\
&7. \ R_3 \leftarrow R_3 + y_p \\
&8. \ V_1 \leftarrow (x_2V_2) \\
&9. \ V_2 \leftarrow (x_2V_2) \\
&10. \ V_1 \leftarrow (V_1V_4) \\
&11. \ V_2 \leftarrow (V_1V_4) \\
&12. \ R_2 \leftarrow (V_2 + R_3) \\
&13. \ V_2 \leftarrow (V_1V_4) \\
&14. \ R_2 \leftarrow (V_2 + y_p) \\
&\text{Return: } kP = (x_q, y_q) = (R_1, R_2) \\
&\text{In order to implement Lopez Dahab algorithm for PM, it requires a size of underlying field ‘k’ along with the initial point ‘P’ with its coordinates \((x_p, y_p)\) as an input and produces \((x_q, y_q)\) coordinates of the final point ‘Q’ as an output. It consists of three steps:} \\
&\text{Step 1: Affine to projective (Lopez Dahab) conversions are performed in the first step.}
5. Finite field arithmetic over GF(2^m)

In order to implement PM operation over GF(2^m), the required FF arithmetic operations are addition, multiplication, squarer and inversion. These arithmetic operations are discussed in the next subsequent sections (Section 5.1 to 5.5).

5.1 Addition

Two ‘m’ bit polynomials addition is defined as, if \( A(x), B(x) \in GF(2^m) \), with
\[
A(x) = \sum_{i=0}^{m-1} a_i x^i
\]
\[
B(x) = \sum_{i=0}^{m-1} b_i x^i,
\]
then
\[
C(x) = \sum_{i=0}^{m-1} a_i x^i \oplus \sum_{i=0}^{m-1} b_i x^i
\]  (4)

In Equation (4), \( C(x) \) is the resulting polynomial, \( A(x) \) and \( B(x) \) are the input polynomials and ‘m’ specifies the field length.

5.2 Multiplication

Polynomials multiplication of two ‘m’ bit elements is defined as, if \( A(x), B(x) \in GF(2^m) \), with
\[
A(x) = \sum_{i=0}^{m-1} a_i x^i
\]
\[
B(x) = \sum_{i=0}^{m-1} b_i x^i,
\]
then
\[
C(x) = \sum_{i=0}^{2m-2} c_i x^i = A(x) \times B(x) \mod P(x)
\]  (5)

In Equation (5), \( C(x) \) is the resulting polynomial, \( A(x) \) and \( B(x) \) are the input polynomials, \( P(x) \) is the irreducible polynomial and ‘m’ specifies the field length.

5.3 Squarer

The polynomial squaring of \( A(x) \) is a linear operation and it can be defined as, if \( A(x) \in GF(2^m) \), with
\[
A(x) = a_{m-1}x^{m-1} + \cdots + a_2x^2 + a_1x^1 + a_0x^0,
\]
then
\[
A(x)^2 = a_{m-1}x^{2m-2} + \cdots + a_2x^4 + a_1x^2 + a_0x^0
\]  (6)

The binary representation of polynomial \( A(x)^2 \) can be achieved by interleaving ‘0’ between two successive data bits [9].

5.4 Reduction

After ‘m’ bit polynomials multiplication and squaring, the resultant polynomial will be ‘2 \times m – 1’ bits. However, after each FF multiplication and squaring, FF reduction is required. In order to perform reduction operation, the irreducible polynomial \( P(x) \) recommended by NIST in the FIPS 186-2 Standard document [6] is presented in Equation (6). The NIST recommended reduction algorithm according to Equation (6) is presented here in Algorithm 2 and is also presented in [9] (Algorithm 2.42).

\[
P(x) = x^{233} + x^{74} + 1
\]  (6)

**Algorithm 2: NIST Reduction Algorithm [9]**

**Input:** A binary polynomial \( C(x) \) of degree at most 464.

**Output:** \( C(x) \mod P(x) \)

1. For \( i \) from 15 downto 0 do
2. \( T \leftarrow C[i] \)
3. \( C[i - 8] \leftarrow C[i - 8] \oplus (T \ll 23) \)
4. \( C[i - 7] \leftarrow C[i - 7] \oplus (T \gg 9) \)
5. \( C[i - 5] \leftarrow C[i - 5] \oplus (T \ll 1) \)
6. \( C[i - 4] \leftarrow C[i - 4] \oplus (T \gg 31) \)
7. \( T \leftarrow C[7] \gg 9 \)
8. \( C[0] \leftarrow C[0] \oplus T \)
9. \( C[2] \leftarrow C[2] \oplus (T \ll 10) \)
10. \( C[3] \leftarrow C[3] \oplus (T \gg 22) \)
11. \( C[7] \leftarrow C[7] \& 0x1FF \)
12. **Return:**  \( (C[7], C[6], C[5], C[4], C[3], C[2], C[1], C[0]) \)

5.5 Inversion

The inverse of a polynomial \( A(x) \) is defined as,
\[
A(x)^{-1} = A(x) \times \frac{1}{A(x)} = 1
\]  (7)

In order to compute inversion i.e., \( 1/A(x) \), square Itoh Tsujii algorithm (presented in Algorithm 3) is implemented in this work. It requires only field squaring’s and multiplications [30], as shown in Algorithm 3.

For \( GF(2^m) \), with \( m = 233 \) bit key length, inversion is computed by using ‘m – 1’ squarer operations followed with 10 field multiplications. The implemented addition chain for inversion computations is 1, 1, 3, 1, 7, 14, 1, 29, 58 and 116.
Algorithm 2: Square Itoh Tsujii Inversion

Input: A  
Output: $A^{-1} = A \times \frac{1}{A}$

<table>
<thead>
<tr>
<th>Squares</th>
<th>Chain</th>
<th>Multiplications</th>
</tr>
</thead>
<tbody>
<tr>
<td>$R_1 = A^2$</td>
<td>1</td>
<td>$R_2 = A \times R_1$</td>
</tr>
<tr>
<td>$R_2 = R_3^2$</td>
<td>1</td>
<td>$R_2 = A \times R_1$</td>
</tr>
<tr>
<td>$R_1 = R_2^2$</td>
<td>3</td>
<td>$R_2 = R_1 \times R_2$</td>
</tr>
<tr>
<td>$R_1 = R_2^2$</td>
<td>1</td>
<td>$R_2 = R_1 \times A$</td>
</tr>
<tr>
<td>$R_1 = R_2^2$</td>
<td>7</td>
<td>$R_2 = R_1 \times R_2$</td>
</tr>
<tr>
<td>$R_1 = R_2^2$</td>
<td>14</td>
<td>$R_2 = R_1 \times R_2$</td>
</tr>
<tr>
<td>$R_1 = R_2^2$</td>
<td>1</td>
<td>$R_2 = R_1 \times A$</td>
</tr>
<tr>
<td>$R_1 = R_2^2$</td>
<td>29</td>
<td>$R_2 = R_1 \times R_2$</td>
</tr>
<tr>
<td>$R_1 = R_2^2$</td>
<td>58</td>
<td>$R_2 = R_1 \times R_2$</td>
</tr>
<tr>
<td>$R_1 = R_2^2$</td>
<td>116</td>
<td>$R_1 = R_1 \times R_2$</td>
</tr>
</tbody>
</table>

6. Proposed ECPM processor

The proposed ECPM processor consists of multiplexers (M1, M2 and M3), demultiplexer (D1), adder unit, multiplier unit, intermediate registers and a finite state machine (FSM) based controller as shown in Figure 2.

6.1 Multiplexers and demultiplexer

The multiplexers (M1 and M2) are used to read register (Intermediate Registers) contents through FSM based generated control signals (S1 and S2). Moreover the multiplexer (M3) is act as a routing purpose which is used to select (using S3 control signal) an appropriate result produced by adder and multiplier units. Finally, the demultiplexer (D1) is used to modify the register contents using S4 control signal generated by FSM. All generated control signals (S1, S2, S3 and S4) are shown as with red color dotted lines in Figure 2.

6.2 Adder

The adder unit is implemented using ‘m’ bit XOR gates as presented in Section 5.1 (Equation (4)). It requires only a single clock cycle.

6.3 Hybrid karatsuba multiplier

The basic principle for multiplication of two ‘m’ bit polynomials is defined in Section 5.2 (Equation 5). However, a bit parallel hybrid karatsuba multiplier is implemented in this work. In karatsuba multiplier, the splitting of two ‘m’ bit polynomial operands ‘a’ and ‘b’ are as follows:

$$a = a_h R^m + a_l$$
$$b = b_h R^m + b_l$$

Where, ‘$a_h$’ and ‘$b_h$’ represents the higher order bits, ‘$a_l$’ and ‘$b_l$’ represents the lower order bits. ‘$R$’ is the radix and ‘$m$’ specifies the field length. If ‘$m$’ is odd, then ‘$a_h$’ and ‘$b_h$’ will be padded with a bit ‘0’ to make all terms with equal size. Based on aforementioned splitting, two ‘m’ bit polynomials multiplication can be accomplished as:

$$a \cdot b = (a_h \cdot b_h) R^m + a_l \cdot b_l + ((a_h + a_l) (b_h + b_l) + (a_l \cdot b_l)) R^m$$ (8)

The karatsuba multiplier requires divide and conquer approach. The divide and conquer approach is performed in a chronological order i.e., from lower (14 and 15) bits to higher (233) bits as shown in Figure 3.

![Figure 3: Hybrid karatsuba multiplier](image-url)
reduced. However, in order to save hardware resources, polynomial squaring is also performed by providing the same inputs to multiplier unit.

After each polynomial multiplication and squaring reduction is necessary to perform. However, NIST recommended algorithm as presented in Section 5.4 (Algorithm 2) is implemented in this work. Additionally, inversion is computed by implementing Itoh Tsujii algorithm as presented in Section 5.5 (Algorithm 3). Itoh Tsujii requires only frequent squaring’s and multiplications as shown in Algorithm 3. However, only multiplier unit (for both squaring and multiplication) is used in this work for inversion computation.

6.4 Intermediate registers

In order to compute PM, a total of 12 registers (Reg_0 to Reg_11) are required. Each particular register contains ‘m’ bit width and these registers (Reg_0 to Reg_11) are used to hold the intermediate results while implementing Algorithm 1 for PM.

6.5 FSM controller

In order to implement Algorithm 1 for PM, FSM incorporates a total of 71 states. During each state, control signals (S1, S2, S3 and S4) for Algorithm 1 (Step 1, Step 2 and Step 3) are generated.

7. Implementations on FPGA

7.1 Input parameters

As we have discussed in introductory part of this article that, a PB representation we have used. However, for PB representation the input parameters for the proposed architecture is selected from the NIST recommended document [6] and is presented here in Table 2. The column 1 of Table 2 shows the curve parameter and its respective value (in hexadecimal) is presented in column 2.

Table 2: NIST recommended curve parameters for polynomial basis representation of pseudo random (B − 233) elliptic curves over binary GF(2^{233}) field

<table>
<thead>
<tr>
<th>Curve parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>‘b’</td>
<td>0x00000066 647EDE6C 332C7F8C 0923BB58 213B333B 20E9CE42 81FE115F 7D8F90AD</td>
</tr>
<tr>
<td>‘x’ coordinate</td>
<td>0x 0000000FA C9DFCBAC 8313BB21 39F1BB75 5FEF65BC 39F8B36 F8F8EB73 71FD558B</td>
</tr>
<tr>
<td>‘y’ coordinate</td>
<td>0x 0000100A 6A08A419 03350678 E5852BE BF8A0BEF F867A7CA 36716F7E 01F81052</td>
</tr>
</tbody>
</table>

As shown in Table 2, ‘b’, ‘x’ and ‘y’ are the curve parameters which are required to implement PM operation.

7.2 FPGA

FPGAs are reprogrammable silicon chips which consists of a prebuilt logic blocks and a programmable routing resources [31]. FPGA offers higher flexibility, lower design time, easily available to everyone in the market, and lower non-recurring engineering costs as compared with application specific integrated circuits (ASICs) [11].

7.3 Synthesized results

The proposed architecture is modeled in Verilog (HDL) and synthesized by Xilinx ISE design suite tool (14.2) for newer Virtex 7 (xc7vx690t-3ffg1930) FPGA device. The area results of our proposed architecture is tabulated in Table 3. The column 1 of Table 3 presents the type of resources (Flip Flops, Look up Tables, Slices and Frequency) whereas column 2 and 3 shows the available and utilized resources.

Table 3: Implementation results over Virtex 7

<table>
<thead>
<tr>
<th>Resource type</th>
<th>Available resources</th>
<th>Utilized resources</th>
</tr>
</thead>
<tbody>
<tr>
<td>Slice Logic Utilization</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Flip Flops (FF)</td>
<td>866400</td>
<td>2886 (1%)</td>
</tr>
<tr>
<td>Look Up Tables (LUTs)</td>
<td>433200</td>
<td>21453 (4%)</td>
</tr>
<tr>
<td>Slices</td>
<td>108300</td>
<td>11849 (10%)</td>
</tr>
<tr>
<td>IO Utilization</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Number of IOBs</td>
<td>1000</td>
<td>703 (70%)</td>
</tr>
<tr>
<td>Maximum Frequency</td>
<td>-</td>
<td>157 MHz</td>
</tr>
</tbody>
</table>

As shown in Table 3, the proposed architecture utilizes only 2886 FFs, 21453 LUTs and 11849 slices respectively and it achieves a maximum operational frequency of 157 MHz.

8. Conclusions

Elliptic curve point multiplication architecture is proposed in this work for Lopez Dahab point multiplication algorithm over GF(2^{233}). The novel architecture performs both FF squaring and multiplication by using hybrid karatsuba multiplier. In order to perform finite field inversion, Itoh Tsujii algorithm is implemented. The proposed architecture is synthesized and tested over Virtex 7 FPGA by using Xilinx ISE (14.2) design suite tool and it
achieves a maximum operational frequency of 157 MHz with 11849 slices.

9. Acknowledgements

This work was supported by Abasyn University Islamabad, Pakistan and University of Bremen, Germany.

References

[8] S. M. Bellovin, What is
G. D. Sutter, J. P. Deschamps, and J. L. Imana,
ISO/IEC 16022, Information Technology-Automatic
National Institute of Standards and Technology
Available


