



















- [5] A. Dollas, I. Ermis, I. Koidis, I. Zisis, and C. Kachris, "An Open TCP/IP Core for Reconfigurable Logic," in *FCCM '05: Proceedings of the 13th Annual IEEE Symposium on Field-Programmable Custom Computing Machines*. IEEE Computer Society, 2005.
- [6] S. Mühlbach and A. Koch, "An FPGA-based Scalable Platform for High-Speed Malware Collection in Large IP Networks," in *FPT '10: Proceedings of the 2010 International Conference on Field Programmable Technology*. IEEE Computer Society, 2010.
- [7] W. Eddy, "TCP SYN Flooding Attacks and Common Mitigations," RFC 4987 (Informational), Internet Engineering Task Force, Aug. 2007.
- [8] D. Dye, *WP374: Partial Reconfiguration of Virtex FPGAs in ISE 12*, Xilinx, Inc., 2010.
- [9] S. Mühlbach and A. Koch, "NetStage/DPR: A Self-adaptable FPGA Platform for Application-Level Network Security," in *ARC '11: Proceedings of the 7th International Symposium on Applied Reconfigurable Computing*. Springer, LNCS, 2011.
- [10] *UG632: Xilinx PlanAhead User Guide v. 12.3*, Xilinx, Inc., 2010.
- [11] *BEE3 Hardware User Manual*, BEEcube Inc., 2008.
- [12] M. Thumann, "Buffer Overflow in SIP Foundry's SipXtapi," Website, available online at <http://www.securityfocus.com/archive/1/439617> (Access date: 15 Sept., 2010).
- [13] D. Moore, V. Paxson, S. Savage, C. Shannon, S. Staniford, and N. Weaver, "Inside the Slammer Worm," *IEEE Security and Privacy*, vol. 1, no. 4, pp. 33–39, 2003.